This a r presents a design strategy for efficient and comprehensive random testing of embedg8eRandom-Access Memory (RAM) where neither the address, read/write and data input lines are directly controllable nor are the data output lines extemally observable.
I. INTRODUCTION
As the Wafer-Scale Integration is becoming a reality, large computer systems are likely to be integrated within a single wafer. Memory devices will be abundantly used within the WSI chip and for most of these embedded memories neither the address, readwrite, and input lines will be directly controllable nor will the data lines be extemally observable. Several strategies employing the Built-In Self-Test (BIST) circuits have been p p o s e d in the ast [l-31 to test the embedded memory within a WSI chip. The main mutation of SUCK a proaches is that a large overhead involves in laying out the BIST hardware, and in emkdded applications where RAM'S are distributed all over the chip in the form of register banks or local memories, it may not be feasible to connect them with the BIST circuit. In this aper, an altemate strategy of testing the memory by randomly generated test vectors has L e n examined. Because of wide heterogeneity of functional elements within the WSI chi , random attem testability can be efficiently employed without increasing the test pins k r extemaf access. The proposed random testing technique is significantly superior to those used by the previous researchers [4,5].
The conventional random testing a roaches employ a pseudo-random generator to excite the address and control lines in a h, and the response is stored in a Linear Feedback Shift Register (LFSR) . After a plying a preassigned number of test vectors, the signature in the LFSR is compared to a fault-free signature obtained from a gold unit by applying the same set of pseudo-random test vectors. The two major roblems with such conventional approaches are that i) the LFSR is a potential source o?error, commonly known as aliasing, and ii) it is mandatory to initialize the memory cells deterministically so that the basis of comparison of signature with that of the gold unit is valid. Moreover, since This paper proposes a new strategy to test the embedded RAM'S by pure random (as opposed to preassigned sequence in the conventional pseudo-random) pattems. The proposed technique eliminates the LFSR and storage register, and it e memory testing strategy to accelerate the test speed by a factor of 0 . 5~1 % e~k &~$~~ memory initialization has also &en elegantly solved in the proposed technique. The main contributions of this paper are: i) design of a new strategy to test the memory by pure random test pattems, ii) elimination of memory initialization problem, iii) comprehensive study of random testing, iv) reducing the test complexity by a factor of 2, and finally, v)
reducing the overhead and improving the reliabllity by eliminating the LPSR and the storage register. The roposed design can be genuinely used as an altemative and superior approach to the BIS?Ptechniques. The large number of random test vectors (about 1800 ults, like stuck-at, 2-coupling and pattem-sensitive r cell) needed to test the functional Kults, are efficiently used to test 0.5 p" n cells in and thereby the overall test time 50 nsec memory cycle to replace the LFSR and in random testing is lesser than 1 sec to test a time. The proposed design uses about an extra the storage register in the existing design.
,The rest of the paper has been organized as follows. Section II makes an in-depth analysis to examine the fault coverage by the random test pattems. Markov chams represent the different functional faults, and the number of test vectors needed to detect these faults are estimated by numerical techniques. In order to detect the pattem-sensitive faults over a neighborhood of five cells, about 1803 million test vectors wdl be needed to test a 1M-bit RAM chi This test time can be reduced by 512 times by employing a new design-for-testability scieme discussed in Section m. The scheme allows many memory cells to be tested in one memory cycle, and thereby it significantly reduces the test time. Moreover, since the faulty cells are identified by mutually comparing the contents of the memory cells that are always accessed simultaneously for read and write operations, the new design dispenses with the LFSR and signature storage register. Another potential advantage of the proposed design is that the memory is not required to be deterministically initialized. The conventional random testing suffers from the otential limitation that the memory should be initialized so that it can be compared correctfy with the gold unit. In the embedded applications, the memory cells cannot be initialized extemally.
A COMPREHENSIVE STUDY OF FAULT COVERAGE
In this section a comprehensive study is made to estimate the test length coefficient (i.e., the number of test vectors needed per memory cell) for 99.9% detection quality. Each of functional fault is represented by an appropriate Markov chain, and the probability i E a u l t detection has been enumerated by using numerical methods. The three most common type of functional faults are -stuck-at fault, coupling fault, and pattem-sensitive fault
161.

Markov Model for Stuck-at Fault
Principally there are two types of operations on a memory cell -read and write. A fault-free read operation does not change the state of a cell, while a write operation may or may not change its state. If a write operation on a cell x changes its current state s(x) to T(x), then the operation is called a transition write. If s(x) changes from 0 to 1, then the Jfperation is denoted by ?(x). If s(x) changes from 1 to 0, then the ope ation is denoted by (x). If s ( x ) changes from 1 to 0, then the operation is denoted b &x). Faults in the memory cells are manifested by transition write operations. If fix) is always faulty irrespective of the content of the other cells, x is stuck-at 0. Similarly, if J(x) is always faulty, x is stuck-at 1. Fig. 1 shows the Markov chain for a cell is being stuck-at 0. State So represents that a memory cell contains 0, state SI represents that a memory cell con- Initially the memory cell is at state S o with a probability x or at state S1 with a probability 1-x. For a memory cell which is stuck-at 0, the fault is sensitized if a transition write w is made. The cell cannot be initially at state S2, which is an absorbing state and thereby the probability po(S2) that the cell is at state Sz before any test vector is applied, is 0. In Fig.  1 and subsequently in all Markov chain diagrams, the initial states are shown by light circles, the states in which faults are sensitized are shown by double circle, and finally the detecting state is shown by a heavy circle. The detecting state is an absorbing state, and it is reached by a read operation from one of the sensitized states. The probability p~( S 2 ) that the fault is detected after L test vectors are a lied, gives the confidence level and is known as quality of detection (denoted by Q D ) . probability that even after L test vectors are applied, the fault is not detected is known as escape probubiliry, e = I-QD = pL (So)+pL (S ), where pL (SO) and pL (S 1) are the probability that after L test vectors are applied, the ceh is in state So and SI, respectively. These probabilities can be computed from the following set of equations:
The above equations re resent linear recurrences and can be solved analytically. As it can be seen in subsequent gult models, the analytical solutions for these Markov chains with an absorbing state becomes quite cumbersome. Numerical techniques have, therefore, been applied in this p a r by running statistical packages on the Vax 11/780. Table 1 for the cell being initialized both deterministically with unity robability to 0 (1) and randomly (i.e., initiall it is in state So or S l with probability OS! It can be seen that the robability of f a d detection, Q, is a monotonically increasing fhction of test-length coeff!cient, and depends on the initial content of the cell. In Fig. 2 the quality of detection is lotted for various test-length coefficient, and it can be seen that on the average about 87 test vectors are required to detect the stuck-at faults for a quality of detection of 99.9%. Also plotted me the number of cells (samples) vs. the test length required to detect the fault. It can be seen that for a large number of s a m les the fault is detected by a lying less than 10 vectors.
In this analysis, it is assumed tlat all the cells in the memoryqave uniform access robability, pn = lln , where n is the number of cells. But, in practice, due to presence ofcombinatorial logic this access probability may not be uniform. If an a d h s s line is selected by a k-input AND or NOR gate, then the address line yi U contain 1 with a probability of 1/2k, and it wiU contain 0 with probability of 1-(112 
Markov Model for Coupling Fault
Two cells x and y are said to be 2-coupled if a transition write on x changes the state of y , whenever y is at a preassigned state, oY€ (OJ). Such a fault is denoted by the doublet <w(x ),oy >, where w is a transition write operation. Principally, there are four variants of this doublet, namely, <~,O>,<t,l>,<.1,O>,and<J.,l>. If only one of the above 2-coupling faults exists between two arbitrary cells x and y , they are said to be 1-way coupled. The cells are said to be 2-way coupled, if a ombin tion o two o ore of the bove faults coexist. These faults can be denoted by <~L>,<eL>.<~.1,0>,<~~1>, and <te,X>, where X is a don't care state.
For each type of coupling fault described above, a separate Markov chain can be represented. In s section only one type of 1-w y coupling fault is represented coupled cell y , will be 1 if and only if it is in state 0. is not sensitized. States S, and S, represent the fault being sensitized and corre ond to < O b and <11>, respectively. In any of these two states if the cell y is read, then x e fault will be detected, and the corresponding absorbing state is given by Se Markov transition matrix is constructed from Fig. 4 and using numerical techni ue, the quality of detection is enumerated (in Fig. 5 
Fig. 5. Test Length Coefficient for Coupling Faults
Both t e SPSFs and DPSFs can be analyzed using Markov c h v s . Fig. 6 represents specific set of pattems S in the neighborhood. Let the douGet <y,S> denote the different states in the Markov model for the fault. Let S = 1 denote the presence of specific attems in the neighborhood and S = 0 denote the absence of s cific pattems. Initially, $e cells may be in one of the four states So, SI, S2 and corresponding to the doublets coo>,<01>,<10> and <11>, respectively. States S4 and S5 denote the fault is being sensitized, when y changes from 0 to 1 in presence of S = 1. State S6 detects the fault and is the absorbing state. Similar to the other techniques, we computed the various len h coefficients for different qualities of detection and for different slze of neighborhood. &s is shown in Pig. 7. %vious$, there are 23 = 8 initial states in Fig. 8 m which the fault is not sensitized. There arc four states indicated by double circles which sensitize the faults, and it can be seen that Tlfh only two of these states can be entered from the initial states when S = 1. After the fault is sensitized, the fault is detected in the absorbing state re resented by dark circle when the base cell is read. Fig. 9 shows the various test length coe!ficients for DPSF. 
III. A NEW TESTABLE RAM DESIGN
From the above analysis it can be seen that about 1800 million pattems will be required to test (so that fault coverage is above 99.9%) a 1 M-bit memory chip organized into a 1K X 1K array. Moreover, as discussed in earlier section, the conventional approaches using LFSR and comparator suffer from several limitations, such as aliasing, area overhead and initialization problems. In this section, we clearly demonstrate how these two potential problems associated with the conventional random testing can be circumvented by introducing a new design-for-testability a roach. In the proposed architecture, the memory subarrays are reorganized as shown in Eg. 10. An n/dxd memory is organized into d subarrays of nldxl size. Each subarray utilizes the organization of parallel testing discussed in [3, 7] .
utilizing this testable design not only the overall test length dom testing. In order to access multiple cells, the bit-line decoder has been modified such that all the even lines and odd lines are accessed simultaneously. This is achieved by adding two extra transistors Q8 and Q 9 (in Fig. 11) to the decoder whkh allow to select the bit lines through SELECT independent of address bit pattern. A l l the even (odd) bit cells in a word line are written simultaneously by the data m Data-In buffer. During read o ration, the contents of these cells are compared together by a parallel comparator whicfdetects an error if all the even (odd) cells in a word line do not match. A mismatch is indicated by the error latch by setting the ERROR line high.
is reduced by a factor of ,rar nld , but also it eliminates the LFSR and storage register in ran- lines. The n-channel transistors P ,, . . . ,P,-l are also connected in parallel and detect concurrent occurrence of 0 in the bit lines. Transistors T o and P o are the precharge transistors while transistor P , is the discharge transistor which remains cut off during precharge phase and tums on during discharge clock phase $2. Since the bit lines are divided into two classes, pass transistors are introduced to allow only the odd or even bit lines being compared simuItaneously. Signals L , and L , select these bit lines. Transistors So,S , and S2 form a coincidence detector. If all the selected bit lines are 0 or 1, then either S1 or S2 conducts and the output of the detector is 0. The output of the EX-OR gate is connected to the error latch consisting of transistors Vo, . . ,V3. The error latch output is ERROR=O, when the selected bit lines are identical. If the bit lines m not identical, then both S 1 and S2 remain cutoff and the detector output is 1. This triggers the error latch setting latch output to ERROR=l. During the write phase and normal mode of operation, the error latch is clamped to zero by V,. The error detector is inhibited by the discharge transistor P, during the start of the read phase when the sense amplifiers outputs are not identical because of sluggish changes in some of the sense amplifiers.
The conventional RAM testing algorithms can be easily ap lied to this new architecture and a test speedup of 1000 can be achieved for a 4M-bit h 4 . New parallel al o rithms for testing pattern-sensitive faults have been proposed in [3], and Built-In Self As; circuit has been designed for the proposed test algorithms. The proposed BIST design has 
T O S E H S W F I E R S
with Error Detector relatively low overhead and does not degrade the memory cycle time in normal applications. It can be applied in embedded a plications where the memory is organized mto a single large array inside the WSI chip. &he intent of this paper is to demonstrate how this testable design can be applied for random testing in embedded applications where the memory is distributed in multiple arrays inside a WSI chip. The routmg complexity associated with a BIST techni ue in such cases prohibits its applicability, and random pattem testing provides a practicj and viable solution.
The shortcomings of the conventional random testing can be circumvented if the proposed testable architecture is employed for random testing. Since the cells written simultaneously are compared simultaneously, the problem of observability is automatically solved, and no LFSR is needed to store the response and compare with the gold unit. Also, since comparison with a gold unit is not done, a predetermined pseudo-random sequence will not be necessary to test the memory. In order to ensure that the technique does not need any deterministic initialization, the word-line decoder is added with a latch which is set whenever a write operation is done utilizing that word line. While reading the word line, the result of com arison activates the Error Detector if the latch is set; otherwise, the Error Detector is disagled, and thereby incorrect comparison due to initial arbitrary data pattem is not allowed to maliciously corrupt the testing scheme. The modified circuit with write enable latch lo ic for word line is shown in Fig. 13 . For each word line, there are two latches, L E j a n t L o as shown in Fig. 14 . Each latch consists of back-to-back connected inverters. The L A k H ENABLE signal ODD is held high only in the write mode, if odd-bit lines are selected. Similarly, the EVEN is held high in the write mode if even-bit will be set to high, and the pass transistor will be selected if the EVEN bit lines and word line j are selected. The overall random testing technique can be described by the following sequence of steps: If the selected operation is read, check if the corresponding latch flag is high. If high, the Error Detector is enabled and a report a0 Error if the parallel comparator finds a mismatch. If the flag is low, Error Detector is disabled, and no mismatch in comparison is indicated.
(6)
Table 3 compares the proposed random testing with the conventional random testing schemes. 
IV. CONCLUSIONS
This paper discusses a novel technique to test the embedded RAM'S by using randomly generated pattems. Unlike the conventional approaches which use an LFSR to generate a signature and a register to store the fault-free signature, the proposed techni ue uses a testable design which both accelerates the test and also detects the error without %e need of LFSR and register. The elimination of LFSR improves the reliability of testing, because the aliasing error is an intrinsic limitations of LFSR. The random testing is done by allowing many cells in a word-line to be tested in parallel, and thereby the overall time to test the embedded RAM is considerably reduced. The paper has made an in-depth and comprehensive analysis of the functional faults, like stuck-at, coupling and pattemssensitive, using the Markov chain representation of the various models. From the analysis, it is found that in order to test a 1M-bit RAM for the common functional faults, the proposed technique needs only 1 second as opposed to abou an hour in the conventional random testing. The proposed testable design uses about 2k extra transistors, and evidently has very small overhead. The modified memory architecture can be also used for extemal testing and Built-In Self-Testing.
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